24-GHz low noise amplifier using coplanar waveguide series feedback in 130-nm CMOS

Giang D. Nguyen; Yun Chiu; Milton Feng

doi:10.1109/APMC.2009.5384403

24-GHz low noise amplifier using coplanar waveguide series feedback in 130-nm CMOS

Giang D. Nguyen, Yun Chiu, Milton Feng

Electrical and Computer Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper presents the design and implementation of an RF CMOS low noise amplifier (LNA) in a 130-nm CMOS technology for 24-GHz industrial, scientific, and medical (ISM) applications. The use of coplanar waveguide (CPW) structures as series feedback enables simultaneous noise and power matching, which is a fundamental trade-off in LNA design. Accurate high frequency noise modeling of nanometer MOSFETs using in-house high-field drifting-dipole noise (DDN) model is also introduced for first-pass silicon design. The LNA prototype shows a gain of 19 dB and a noise figure NF of 3.8 dB measured at 24 GHz while consuming 15 mW from a 1.2-V power supply.

Original language	English (US)
Title of host publication	APMC 2009 - Asia Pacific Microwave Conference 2009
Pages	1148-1151
Number of pages	4
DOIs	https://doi.org/10.1109/APMC.2009.5384403
State	Published - 2009
Event	Asia Pacific Microwave Conference 2009, APMC 2009 - Singapore, Singapore Duration: Dec 7 2009 → Dec 10 2009

Publication series

Name	APMC 2009 - Asia Pacific Microwave Conference 2009

Other

Other	Asia Pacific Microwave Conference 2009, APMC 2009
Country/Territory	Singapore
City	Singapore
Period	12/7/09 → 12/10/09

Keywords

CPW series feedback
Drifting-dipole noise (DDN)
Low noise amplifier (LNA)
RF CMOS

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Online availability

10.1109/APMC.2009.5384403

Library availability

Discover UIUC Full Text

Cite this

Nguyen, GD, Chiu, Y & Feng, M 2009, 24-GHz low noise amplifier using coplanar waveguide series feedback in 130-nm CMOS. in APMC 2009 - Asia Pacific Microwave Conference 2009., 5384403, APMC 2009 - Asia Pacific Microwave Conference 2009, pp. 1148-1151, Asia Pacific Microwave Conference 2009, APMC 2009, Singapore, Singapore, 12/7/09. https://doi.org/10.1109/APMC.2009.5384403

@inproceedings{58c000fcefaa49d8930e48c2aa5029e5,

title = "24-GHz low noise amplifier using coplanar waveguide series feedback in 130-nm CMOS",

abstract = "This paper presents the design and implementation of an RF CMOS low noise amplifier (LNA) in a 130-nm CMOS technology for 24-GHz industrial, scientific, and medical (ISM) applications. The use of coplanar waveguide (CPW) structures as series feedback enables simultaneous noise and power matching, which is a fundamental trade-off in LNA design. Accurate high frequency noise modeling of nanometer MOSFETs using in-house high-field drifting-dipole noise (DDN) model is also introduced for first-pass silicon design. The LNA prototype shows a gain of 19 dB and a noise figure NF of 3.8 dB measured at 24 GHz while consuming 15 mW from a 1.2-V power supply.",

keywords = "CPW series feedback, Drifting-dipole noise (DDN), Low noise amplifier (LNA), RF CMOS",

author = "Nguyen, {Giang D.} and Yun Chiu and Milton Feng",

year = "2009",

doi = "10.1109/APMC.2009.5384403",

language = "English (US)",

isbn = "9781424428021",

series = "APMC 2009 - Asia Pacific Microwave Conference 2009",

pages = "1148--1151",

booktitle = "APMC 2009 - Asia Pacific Microwave Conference 2009",

note = "Asia Pacific Microwave Conference 2009, APMC 2009 ; Conference date: 07-12-2009 Through 10-12-2009",

}

TY - GEN

T1 - 24-GHz low noise amplifier using coplanar waveguide series feedback in 130-nm CMOS

AU - Nguyen, Giang D.

AU - Chiu, Yun

AU - Feng, Milton

PY - 2009

Y1 - 2009

N2 - This paper presents the design and implementation of an RF CMOS low noise amplifier (LNA) in a 130-nm CMOS technology for 24-GHz industrial, scientific, and medical (ISM) applications. The use of coplanar waveguide (CPW) structures as series feedback enables simultaneous noise and power matching, which is a fundamental trade-off in LNA design. Accurate high frequency noise modeling of nanometer MOSFETs using in-house high-field drifting-dipole noise (DDN) model is also introduced for first-pass silicon design. The LNA prototype shows a gain of 19 dB and a noise figure NF of 3.8 dB measured at 24 GHz while consuming 15 mW from a 1.2-V power supply.

AB - This paper presents the design and implementation of an RF CMOS low noise amplifier (LNA) in a 130-nm CMOS technology for 24-GHz industrial, scientific, and medical (ISM) applications. The use of coplanar waveguide (CPW) structures as series feedback enables simultaneous noise and power matching, which is a fundamental trade-off in LNA design. Accurate high frequency noise modeling of nanometer MOSFETs using in-house high-field drifting-dipole noise (DDN) model is also introduced for first-pass silicon design. The LNA prototype shows a gain of 19 dB and a noise figure NF of 3.8 dB measured at 24 GHz while consuming 15 mW from a 1.2-V power supply.

KW - CPW series feedback

KW - Drifting-dipole noise (DDN)

KW - Low noise amplifier (LNA)

KW - RF CMOS

UR - http://www.scopus.com/inward/record.url?scp=77950668411&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77950668411&partnerID=8YFLogxK

U2 - 10.1109/APMC.2009.5384403

DO - 10.1109/APMC.2009.5384403

M3 - Conference contribution

AN - SCOPUS:77950668411

SN - 9781424428021

T3 - APMC 2009 - Asia Pacific Microwave Conference 2009

SP - 1148

EP - 1151

BT - APMC 2009 - Asia Pacific Microwave Conference 2009

T2 - Asia Pacific Microwave Conference 2009, APMC 2009

Y2 - 7 December 2009 through 10 December 2009

ER -

24-GHz low noise amplifier using coplanar waveguide series feedback in 130-nm CMOS

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Online availability

Library availability

Related links

Fingerprint

Cite this