Wen-Mei W Hwu

1984 …2019
If you made any changes in Pure, your changes will be visible here soon.

Fingerprint Fingerprint is based on mining the text of the expert's scholarly documents to create an index of weighted terms, which defines the key subjects of each individual researcher.

  • 12 Similar Profiles
Data storage equipment Engineering & Materials Science
Hardware Engineering & Materials Science
Program processors Engineering & Materials Science
Particle accelerators Engineering & Materials Science
Scheduling Engineering & Materials Science
Compiler Mathematics
Field programmable gate arrays (FPGA) Engineering & Materials Science
Parallel programming Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 1984 2019

Analysis and modeling of collaborative execution strategies for heterogeneous CPU-FPGA architectures

Huang, S., De Gonzalo, S. G., El-Hadedy, M., Chang, L. W., Gómez-Luna, J., Milojicic, D., El Hajj, I., Chalamalasetti, S. R., Mutlu, O., Chen, D. & Hwu, W-M. W., Apr 4 2019, ICPE 2019 - Proceedings of the 2019 ACM/SPEC International Conference on Performance Engineering. Association for Computing Machinery, Inc, p. 79-90 12 p. (ICPE 2019 - Proceedings of the 2019 ACM/SPEC International Conference on Performance Engineering).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Program processors
Field programmable gate arrays (FPGA)
Particle accelerators
Data storage equipment
Computer programming languages

Automatic Generation of Warp-Level Primitives and Atomic Instructions for Fast and Portable Parallel Reduction on GPUs

Gonzalo, S. G. D., Huang, S., Gomez-Luna, J., Hammond, S., Mutlu, O. & Hwu, W-M. W., Mar 5 2019, CGO 2019 - Proceedings of the 2019 IEEE/ACM International Symposium on Code Generation and Optimization. Moseley, T., Jimborean, A. & Kandemir, M. T. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 73-84 12 p. 8661187. (CGO 2019 - Proceedings of the 2019 IEEE/ACM International Symposium on Code Generation and Optimization).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Portability
Shuffle
Hardware
Domain-specific Languages
Programming

Evaluating characteristics of CUDA communication primitives on high-bandwidth interconnects

Pearson, C., Dakkak, A., Hashash, S., Li, C., Chung, I. H., Xiong, J. & Hwu, W-M. W., Apr 4 2019, ICPE 2019 - Proceedings of the 2019 ACM/SPEC International Conference on Performance Engineering. Association for Computing Machinery, Inc, p. 209-218 10 p. (ICPE 2019 - Proceedings of the 2019 ACM/SPEC International Conference on Performance Engineering).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Open Access
Data transfer
Bandwidth
Program processors
Communication
Data storage equipment

FlatFlash: Exploiting the Byte-Accessibility of SSDs within A Unified Memory-Storage Hierarchy

Abulila, A., Mailthody, V. S., Qureshi, Z., Huang, J., Kim, N. S., Xiong, J. & Hwu, W-M. W., Apr 4 2019, ASPLOS 2019 - 24th International Conference on Architectural Support for Programming Languages and Operating Systems. Association for Computing Machinery, p. 971-985 15 p. (International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Open Access
Data storage equipment
Dynamic random access storage
Flash-based SSDs
Cost effectiveness
Metadata

FPGA/DNN co-design: An efficient design methodology for IoT intelligence on the edge

Hao, C., Zhang, X., Li, Y., Huang, S., Xiong, J., Rupnow, K., Hwu, W-M. W. & Chen, D., Jun 2 2019, Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., a206. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Co-design
Field Programmable Gate Array
Design Methodology
Field programmable gate arrays (FPGA)
Accelerator