Rakesh Kumar

20022019
If you made any changes in Pure, your changes will be visible here soon.

Research Output 2002 2019

2019

Architecting waferscale processors-A GPU case study

Pal, S., Petrisko, D., Tomei, M., Gupta, P., Iyer, S. S. & Kumar, R., Mar 26 2019, Proceedings - 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019. Institute of Electrical and Electronics Engineers Inc., p. 250-263 14 p. 8675211. (Proceedings - 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Silicon
Scheduling
Graphics processing unit
Communication
Multicarrier modulation
Software engineering
Requirements engineering
Engineers

Sensor training data reduction for autonomous vehicles

Tomei, M., Schwing, A., Narayanasamy, S. & Kumar, R., Oct 7 2019, HotEdgeVideo 2019 - Proceedings of the 2019 Workshop on Hot Topics in Video Analytics and Intelligent Edges, co-located with MobiCom 2019. Association for Computing Machinery, p. 45-50 6 p. (Proceedings of the Annual International Conference on Mobile Computing and Networking, MOBICOM).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Data reduction
Sensors
Cameras
Sampling
2018

A Case for Packageless Processors

Pal, S., Petrisko, D., Bajwa, A. A., Gupta, P., Iyer, S. S. & Kumar, R., Mar 27 2018, Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018. IEEE Computer Society, p. 466-479 14 p. (Proceedings - International Symposium on High-Performance Computer Architecture; vol. 2018-February).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Silicon
Data storage equipment
Bandwidth
Polychlorinated biphenyls
Processing

Bespoke Processors for Applications with Ultra-Low Area and Power Constraints

Cherupalli, H., Duwe, H., Ye, W., Kumar, R. & Sartori, J., May 1 2018, In : IEEE Micro. 38, 3, p. 32-39 8 p.

Research output: Contribution to journalArticle

End-to-End Network Delay Guarantees for Real-Time Systems Using SDN

Kumar, R., Hasan, M., Padhy, S., Evchenko, K., Piramanayagam, L., Mohan, S. & Bobba, R. B., Jan 31 2018, Proceedings - 2017 IEEE Real-Time Systems Symposium, RTSS 2017. Institute of Electrical and Electronics Engineers Inc., p. 231-242 12 p. (Proceedings - Real-Time Systems Symposium; vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Computer networks
Real time systems
Packet networks
Heuristic algorithms
Visibility

Guaranteeing local differential privacy on ultra-low-power systems

Choi, W. S., Tomei, M., Vicarte, J. R. S., Hanumolu, P. K. & Kumar, R., Jul 19 2018, Proceedings - 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture, ISCA 2018. Institute of Electrical and Electronics Engineers Inc., p. 561-574 14 p. 8416855. (Proceedings - International Symposium on Computer Architecture).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sensors
Hardware
Budget control
Mobile devices
Internet of things

Network Coding for Critical Infrastructure Networks

Kumar, R., Babu, V. & Nicol, D. M., Nov 7 2018, Proceedings - 26th IEEE International Conference on Network Protocols, ICNP 2018. IEEE Computer Society, p. 436-437 2 p. 8526849. (Proceedings - International Conference on Network Protocols, ICNP; vol. 2018-September).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Linear networks
Critical infrastructures
Network coding
Computer networks
Ecosystems

Temporal integration of emulation and network simulators on linux multiprocessors

Lamps, J., Babu, V., Nicol, D. M., Adam, V. & Kumar, R., Jan 2018, In : ACM Transactions on Modeling and Computer Simulation. 28, 1, 1.

Research output: Contribution to journalArticle

Emulation
Linux
Multiprocessor
Simulator
Simulators
2017

Bespoke processors for applications with ultra-low area and power constraints

Cherupalli, H., Duwe, H., Ye, W., Kumar, R. & Sartori, J., Jun 24 2017, ISCA 2017 - 44th Annual International Symposium on Computer Architecture - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., p. 41-54 14 p. (Proceedings - International Symposium on Computer Architecture; vol. Part F128643).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Microcontrollers
Microprocessor chips
Electronic equipment
Degradation
Costs

Determining application-specific peak power and energy requirements for ultra-low power processors

Cherupalli, H., Duwe, H., Ye, W., Kumar, R. & Sartori, J., Apr 4 2017, ASPLOS 2017 - 22nd International Conference on Architectural Support for Programming Languages and Operating Systems. Association for Computing Machinery, p. 3-16 14 p. (International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS; vol. Part F127193).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Embedded systems
Sensor networks
Costs
Hardware
Internet of things

Determining application-specific peak power and energy requirements for ultra-low-power processors

Cherupalli, H., Duwe, H., Ye, W., Kumar, R. & Sartori, J., Dec 2017, In : ACM Transactions on Computer Systems. 35, 3, 9.

Research output: Contribution to journalArticle

Embedded systems
Sensor networks
Costs
Hardware
Internet of things

Enabling Effective Module-Oblivious Power Gating for Embedded Processors

Cherupalli, H., Duwe, H., Ye, W., Kumar, R. & Sartori, J., May 5 2017, Proceedings - 2017 IEEE 23rd Symposium on High Performance Computer Architecture, HPCA 2017. IEEE Computer Society, p. 157-168 12 p. 7920822. (Proceedings - International Symposium on High-Performance Computer Architecture).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hardware
Costs
Power management

Melody: Synthesized datasets for evaluating intrusion detection systems for the smart grid

Babu, V., Kumar, R., Nguyen, H. H., Nicol, D. M., Palani, K. & Reed, E., Jun 28 2017, 2017 Winter Simulation Conference, WSC 2017. Chan, V. (ed.). Institute of Electrical and Electronics Engineers Inc., p. 1061-1072 12 p. (Proceedings - Winter Simulation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Smart Grid
Intrusion detection
Intrusion Detection
Network Intrusion Detection
Attack

Software-based gate-level information flow security for IoT systems

Cherupalli, H., Duwe, H., Ye, W., Kumar, R. & Sartori, J., Oct 14 2017, MICRO 2017 - 50th Annual IEEE/ACM International Symposium on Microarchitecture Proceedings. IEEE Computer Society, p. 328-340 13 p. (Proceedings of the Annual International Symposium on Microarchitecture, MICRO; vol. Part F131207).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Security of data
Internet of things
Microprocessor chips
Computer systems
Internet

Understanding and Optimizing Power Consumption in Memory Networks

Jian, X., Hanumolu, P. K. & Kumar, R., May 5 2017, Proceedings - 2017 IEEE 23rd Symposium on High Performance Computer Architecture, HPCA 2017. IEEE Computer Society, p. 229-240 12 p. 7920828

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Electric power utilization
Data storage equipment
Bandwidth
Power control
Networks (circuits)
2016

Approximate bitcoin mining

Vilim, M., Duwe, H. & Kumar, R., Jun 5 2016, Proceedings of the 53rd Annual Design Automation Conference, DAC 2016. Institute of Electrical and Electronics Engineers Inc., a97. (Proceedings - Design Automation Conference; vol. 05-09-June-2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Mining
Profit
Profitability
Networks (circuits)
Transactions

A Unified Framework for Error Correction in On-chip Memories

Sala, F., Duwe, H., Dolecek, L. & Kumar, R., Sep 22 2016, Proceedings - 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, DSN-W 2016. Institute of Electrical and Electronics Engineers Inc., p. 268-274 7 p. 7575397. (Proceedings - 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, DSN-W 2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Built-in self test
Error correction
Error Correction
Built-in Self-test
Chip

Bit Serializing a Microprocessor for Ultra-low-power

Tomei, M., Duwe, H., Kim, N. S. & Kumar, R., Aug 8 2016, ISLPED 2016 - Proceedings of the 2016 International Symposium on Low Power Electronics and Design. Institute of Electrical and Electronics Engineers Inc., p. 200-205 6 p. (Proceedings of the International Symposium on Low Power Electronics and Design).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Microprocessor chips
Harvesters
Energy efficiency
Sensors

Efficient Monte Carlo evaluation of SDN resiliency

Nicol, D. M. & Kumar, R., May 15 2016, SIGSIM-PADS 2016 - Proceedings of the 2016 Annual ACM Conference on Principles of Advanced Discrete Simulation. Association for Computing Machinery, Inc, p. 143-152 10 p. (SIGSIM-PADS 2016 - Proceedings of the 2016 Annual ACM Conference on Principles of Advanced Discrete Simulation).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Resiliency
Networking
Software
Evaluation
Configuration

Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems

Cherupalli, H., Kumar, R. & Sartori, J., Aug 24 2016, Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016. Institute of Electrical and Electronics Engineers Inc., p. 671-681 11 p. 7551431. (Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Embedded systems
Energy efficiency
Embedded software
Costs
Application specific integrated circuits

Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems

Jian, X., Sridharan, V. & Kumar, R., Apr 1 2016, Proceedings of the 2016 IEEE International Symposium on High-Performance Computer Architecture, HPCA 2016. IEEE Computer Society, p. 555-567 13 p. 7446094. (Proceedings - International Symposium on High-Performance Computer Architecture; vol. 2016-April).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Dynamic random access storage
Data storage equipment
Error correction
Energy efficiency
Computer systems

Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation

Duwe, H., Jian, X., Petrisko, D. & Kumar, R., Aug 24 2016, Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016. Institute of Electrical and Electronics Engineers Inc., p. 634-644 11 p. 7551428. (Proceedings - 2016 43rd International Symposium on Computer Architecture, ISCA 2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Data storage equipment
Error correction
Electric potential
Built-in self test
Static random access storage

Validating resiliency in Software Defined Networks for smart grids

Kumar, R. & Nicol, D. M., Dec 8 2016, 2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016. Institute of Electrical and Electronics Engineers Inc., p. 441-446 6 p. 7778801. (2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Resiliency
Smart Grid
Networking
Algorithms and Data Structures
Software
2015

Correction prediction: Reducing error correction latency for on-chip memories

Duwe, H., Jian, X. & Kumar, R., Mar 6 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015. Institute of Electrical and Electronics Engineers Inc., p. 463-475 13 p. 7056055. (2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Error correction
Data storage equipment
Cache memory
Static random access storage
Electric potential

Software canaries: Software-based path delay fault testing for variation-aware energy-efficient design

Sartori, J. & Kumar, R., Oct 13 2015, Proceedings of the 2014 ACM/IEEE International Symposium on Low Power Electronics and Design, ISLPED 2014. Institute of Electrical and Electronics Engineers Inc., p. 159-164 6 p. 7298242. (Proceedings of the International Symposium on Low Power Electronics and Design; vol. 2015-October).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Testing
Defects
2014

Better-than-worst-case design: Progress and opportunities

Cong, J., Duwe, H., Kumar, R. & Li, S., Jan 2014, In : Journal of Computer Science and Technology. 29, 4, p. 656-663 8 p.

Research output: Contribution to journalArticle

Energy efficiency
Snapshot
Energy Efficiency
Margin
High Performance

ECC Parity: A Technique for Efficient Memory Error Resilience for Multi-Channel Memory Systems

Jian, X. & Kumar, R., Jan 16 2014, In : International Conference for High Performance Computing, Networking, Storage and Analysis, SC. 2015-January, January, p. 1035-1046 12 p., 7013071.

Research output: Contribution to journalConference article

Computer systems
Data storage equipment
Error correction
Energy efficiency
Servers

Markov chain algorithms: A template for building future robust low-power systems

Deka, B., Birklykke, A. A., Duwe, H., Mansinghka, V. K. & Kumar, R., Jun 28 2014, In : Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences. 372, 2018

Research output: Contribution to journalArticle

Markov chains
Power System
Markov processes
Template
Markov chain

Triply resonant four-wave mixing in silicon-coupled resonator microring waveguides

Ong, J. R., Kumar, R. & Mookherjea, S., Oct 1 2014, In : Optics Letters. 39, 19, p. 5653-5656 4 p.

Research output: Contribution to journalArticle

four-wave mixing
resonators
pumps
waveguides
requirements
2013

Adaptive Reliability Chipkill Correct (ARCC)

Jian, X. & Kumar, R., Jul 23 2013, 19th IEEE International Symposium on High Performance Computer Architecture, HPCA 2013. p. 270-281 12 p. 6522325. (Proceedings - International Symposium on High-Performance Computer Architecture).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Data storage equipment
Electric power utilization
Servers
Dynamic random access storage
Error correction

An algorithmic approach to error localization and partial recomputation for low-overhead fault tolerance

Sloan, J., Kumar, R. & Bronevetsky, G., Sep 9 2013, 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2013. 6575309. (Proceedings of the International Conference on Dependable Systems and Networks).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fault tolerance
Linear algebra
Networks (circuits)
Experiments

Analyzing reliability of memory sub-systems with double-chipkill detect/correct

Jian, X., Debardeleben, N., Blanchard, S., Sridharan, V. & Kumar, R., Jan 1 2013, Proceedings - 2013 IEEE 19th Pacific Rim International Symposium on Dependable Computing, PRDC 2013. IEEE Computer Society, p. 88-97 10 p. 6820844. (Proceedings of IEEE Pacific Rim International Symposium on Dependable Computing, PRDC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Data storage equipment
Analytical models
Dynamic random access storage
Computer systems
Error correction

Branch and data herding: Reducing control and memory divergence for error-tolerant GPU applications

Sartori, J. & Kumar, R., Jan 28 2013, In : IEEE Transactions on Multimedia. 15, 2, p. 279-290 12 p., 6376229.

Research output: Contribution to journalArticle

Data storage equipment
Hardware
Static analysis
Degradation
Graphics processing unit

Enhancing the efficiency of energy-constrained DVFS designs

Kahng, A. B., Kang, S., Kumar, R. & Sartori, J., Jan 1 2013, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 21, 10, p. 1769-1782 14 p., 6352933.

Research output: Contribution to journalArticle

Hardware
Mobile devices
Voltage scaling
Dynamic frequency scaling
Energy efficiency

Exploiting timing error resilience in processor architecture

Sartori, J. & Kumar, R., May 1 2013, In : Transactions on Embedded Computing Systems. 12, 2 SUPPL., 89.

Research output: Contribution to journalArticle

Energy conservation
Networks (circuits)
Costs

Guest editorial: Special section on new software/hardware paradigms for error-tolerant multimedia systems

Andreopoulos, Y., Chen, L. G., Evans, B. L., Jiang, H. & Kumar, R., Jan 28 2013, In : IEEE Transactions on Multimedia. 15, 2, 1 p., 6412829.

Research output: Contribution to journalEditorial

Multimedia systems
Computer hardware
Hardware

High performance, energy efficient chipkill correct memory with multidimensional parity

Jian, X., Sartori, J., Duwe, H. & Kumar, R., Jul 1 2013, In : IEEE Computer Architecture Letters. 12, 2, p. 39-42 4 p., 6231590.

Research output: Contribution to journalArticle

Data storage equipment
Servers
Block codes

Low-power, Low-storage-overhead chipkill correct via Multi-line error correction

Jian, X., Duwe, H., Sartori, J., Sridharan, V. & Kumar, R., Jan 1 2013, Proceedings of SC 2013: The International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE Computer Society, 24. (International Conference for High Performance Computing, Networking, Storage and Analysis, SC).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Error correction
Error detection
Data storage equipment
Servers
Costs

Markov chain algorithms: A template for building future robust low power systems

Deka, B., Birklykke, A. A., Duwe, H., Mansinghka, V. K. & Kumar, R., Jan 1 2013, Conference Record of the 47th Asilomar Conference on Signals, Systems and Computers. IEEE Computer Society, p. 118-125 8 p. 6810242. (Conference Record - Asilomar Conference on Signals, Systems and Computers).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Markov processes
Sorting
Decoding

On reconfiguration-oriented approximate adder design and its application

Ye, R., Wang, T., Yuan, F., Kumar, R. & Xu, Q., Dec 1 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2013 - Digest of Technical Papers. p. 48-54 7 p. 6691096. (IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Adders
Networks (circuits)

Statistical analysis and modeling for error composition in approximate computation circuits

Chan, W. T. J., Kahng, A. B., Kang, S., Kumar, R. & Sartori, J., Jan 1 2013, 2013 IEEE 31st International Conference on Computer Design, ICCD 2013. IEEE Computer Society, p. 47-53 7 p. 6657024. (2013 IEEE 31st International Conference on Computer Design, ICCD 2013).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Statistical methods
Hardware
Networks (circuits)
Chemical analysis
Table lookup

Underdesigned and opportunistic computing in presence of hardware variability

Gupta, P., Agarwal, Y., Dolecek, L., Dutt, N., Gupta, R. K., Kumar, R., Mitra, S., Nicolau, A., Rosing, T. S., Srivastava, M. B., Swanson, S. & Sylvester, D., Jan 7 2013, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 32, 1, p. 8-23 16 p., 6387697.

Research output: Contribution to journalArticle

Hardware
Microelectronics
Electric power utilization
Specifications
Networks (circuits)
2012

Algorithmic approaches to low overhead fault detection for sparse linear algebra

Sloan, J., Kumar, R. & Bronevetsky, G., Oct 1 2012, 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks, DSN 2012. 6263938. (Proceedings of the International Conference on Dependable Systems and Networks).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Linear algebra
Fault detection
Fault tolerance
Sampling
Networks (circuits)
Herding
Divergence
Branch
Data storage equipment
Thread

Compiling for energy efficiency on timing speculative processors

Sartori, J. & Kumar, R., Jul 11 2012, Proceedings of the 49th Annual Design Automation Conference, DAC '12. p. 1301-1308 8 p. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Energy Efficiency
Energy efficiency
Timing
Speculation
Binary

On logic synthesis for timing speculation

Liu, Y., Ye, R., Yuan, F., Kumar, R. & Xu, Q., Dec 1 2012, In : IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD. p. 591-596 6 p., 6386732.

Research output: Contribution to journalConference article

Timing circuits
Networks (circuits)
Energy efficiency
Throughput
Logic Synthesis

On software design for stochastic processors

Sloan, J., Sartori, J. & Kumar, R., Jul 11 2012, Proceedings of the 49th Annual Design Automation Conference, DAC '12. p. 918-923 6 p. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Software Design
Software design
Correctness
Energy
Tolerance

Power balanced pipelines

Sartori, J., Ahrens, B. & Kumar, R., May 3 2012, Proceedings - 18th IEEE International Symposium on High Performance Computer Architecture, HPCA - 18 2012. p. 261-272 12 p. 6169032. (Proceedings - International Symposium on High-Performance Computer Architecture).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Pipelines
Throughput
Electric power utilization
Electric potential

Recovery-driven design: Exploiting error resilience in design of energy-efficient processors

Kahng, A. B., Kang, S., Kumar, R. & Sartori, J., Mar 1 2012, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 31, 3, p. 404-417 14 p., 6152777.

Research output: Contribution to journalArticle

Recovery
Computer aided design
Hardware
Electric potential
Energy conservation