Rakesh Kumar

20022019
If you made any changes in Pure, your changes will be visible here soon.

Fingerprint Fingerprint is based on mining the text of the expert's scholarly documents to create an index of weighted terms, which defines the key subjects of each individual researcher.

  • 4 Similar Profiles
Data storage equipment Engineering & Materials Science
Hardware Engineering & Materials Science
Networks (circuits) Engineering & Materials Science
Throughput Engineering & Materials Science
Error correction Engineering & Materials Science
Energy efficiency Engineering & Materials Science
Costs Engineering & Materials Science
Electric potential Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 2002 2019

Architecting waferscale processors-A GPU case study

Pal, S., Petrisko, D., Tomei, M., Gupta, P., Iyer, S. S. & Kumar, R., Mar 26 2019, Proceedings - 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019. Institute of Electrical and Electronics Engineers Inc., p. 250-263 14 p. 8675211. (Proceedings - 25th IEEE International Symposium on High Performance Computer Architecture, HPCA 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Silicon
Scheduling
Graphics processing unit
Communication
Multicarrier modulation
Software engineering
Requirements engineering
Engineers

A Case for Packageless Processors

Pal, S., Petrisko, D., Bajwa, A. A., Gupta, P., Iyer, S. S. & Kumar, R., Mar 27 2018, Proceedings - 24th IEEE International Symposium on High Performance Computer Architecture, HPCA 2018. IEEE Computer Society, p. 466-479 14 p. (Proceedings - International Symposium on High-Performance Computer Architecture; vol. 2018-February).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Silicon
Data storage equipment
Bandwidth
Polychlorinated biphenyls
Processing

Bespoke Processors for Applications with Ultra-Low Area and Power Constraints

Cherupalli, H., Duwe, H., Ye, W., Kumar, R. & Sartori, J., May 1 2018, In : IEEE Micro. 38, 3, p. 32-39 8 p.

Research output: Contribution to journalArticle

End-to-End Network Delay Guarantees for Real-Time Systems Using SDN

Kumar, R., Hasan, M., Padhy, S., Evchenko, K., Piramanayagam, L., Mohan, S. & Bobba, R. B., Jan 31 2018, Proceedings - 2017 IEEE Real-Time Systems Symposium, RTSS 2017. Institute of Electrical and Electronics Engineers Inc., p. 231-242 12 p. (Proceedings - Real-Time Systems Symposium; vol. 2018-January).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Computer networks
Real time systems
Packet networks
Heuristic algorithms
Visibility